Wednesday, April 28, 2010

Java openings @Sterling Commerce, An AT&T Company.

******************************************** Contact Person: mail cv to :  <>
Contact #:
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************
Domain: SQL, XML, Java
Experience: 5 years
Company:Sterling Commerce, An AT&T Compan

Opening for C C ++ unix Developer

******************************************** Contact Person: mail cv to :  <>
Contact #:
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************
This is regarding openings for C C++ unix Developer

Company : Confidential (CMM level 5 company)

Skill: C C++ unix Developer

Total Exp: 3to 6 Yrs


Interview Location: Hyderabad

Joining Location: Hyderabad

Interview date:29 th Aril 2010(Thrsday)

Education Qualification: minimum 16years is mandatory

Interview type: F2F

Note: Kindly mention the comfortable time to take up Interview process between 9 AM to up to 1:30PM

If you are interested kindly forward your updated resume to

<> a long with the following .Send your resume earlier


Total IT Exp :
Relevant Exp :
Current CTC :
Expected CTC :
Notice Period :
Contact Number:
Current Location :
Preferred Location:
Date of Birth:
Passport Num:

kindly send ur resume soon i will process it earlier.
Regards,
Nanda
SR HR Executive
Bangalore Software Services [P] Ltd,
No.32, 2nd Main Road, Vyalikaval Bangalore - 560003
080-40068103

Job Opening :- 3+ exp., Java developer for Tech Lead Position

******************************************** Contact Person: mail cv to :  swetha_joein
Contact #:
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************

9E is looking for dynamic, creative  people interested in taking responsibility, leading a team and engaging with customer.

Your Job will include:-

* Playing the role of a Tech Lead.

* Engaging with customer on requirement and delivery.
 
* Coming up with innovative technical solutions

* You will be mentoring a development team with sound design practices and cutting edge technologies.


For this , your profile should be >=

* 3+ years of professional experience in the field of JAVA/J2EE.

* Should have strong knowledge of JSP, AJAX, Struts and Hibernate.

* Should have working knowledge of RDBMS.

* Must have Strong Problem solving skills, Strong Object Oriented design concepts and Strong Technical leadership qualities.

** Salary is not a constraint for the right candidate.


Name of the company :- 9Elements Technologies Pvt. Ltd.


NB :- Kindly forward your resume subject line in below format to SWETHA.JOSHI@ 9ELEMENTSTECHNOL OGIES.COM

(Exp) --> (Technical Expertise) --> (Current Designation)

Example:- 3+ -> AJAX/JSP -> Module Lead

Openings for Diploma, Bsc.Holders @TCS

******************************************** Contact Person: mail cv to :  See details below..
Contact #:
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************
 

Current openings [5 Attachments]

******************************************** Contact Person: mail cv to :  <>
Contact #:
Attachments:

 



Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************

Please find below salary bandwidth offered,

1>    Jr/Sr Developer – 2.5 Lakhs – 5 Lakhs
2>    Microstrategy – 4.5Lakhs -  6.5 Lakhs
3>    SQL Developer – 2.5 Lakhs – 4.5 Lakhs
4>    Project Lead – 7+ Lakhs

Its just indicative salary, it may vary on the candidate’s performance and their past records.




Please find attached JD’s which we are currently working on, along with our company write up.

The following positions are open,

1>    Jr/Sr DotNet Developer
2>    Project Lead
3>    SQL Developer
4>    Microstrategy

Some Openings in VLSI Loc:NOIDA

******************************************** Contact Person: mail cv to : 
Contact #:
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
******************************************** 
We have 10 openings

We have urgent job openings for the positions for Memory Layout Engineers with Minimum 2 yrs of relevant exp.


Experience:-

1.    Verification & Circuit Design of Memory & Memory blocks
2.    Understanding of SRAM/ROM architecture
3.    Understanding of key SRAM blocks viz. Sense Amplifiers, Row Decoders, IOs etc
4.    Knowledgeable in design rule analysis, parasitic extraction, noise & crosstalk issues, yield improvement and manufacturability issues and design for test principles    
5.    Understanding of semi-conductor design and manufacturing
6.    Proficient in DRC/LVS/parasitic extraction/Spice simulations
7.    Layout development and verification[DRC/LVS/ANT]
8.    Knowledge of design principles and practices

 IN VLSI MEMORY layout, 3 opening in memory design
 and for memory layout diploma holders is also ok for me

 Send your resume to :

Opening for a layout engineer@ Intersil Hyderbad

******************************************** Contact Person: mail cv to :  Rajeshwar!
Contact #:
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************

Senior Layout Engineer (Mask Designer II)

Educational Qualification
  • B.Sc. – Electronics,  B.Tech./BE – Electronics/Computers, Diploma – Electronics/Computers.
Experience :
  • 4 - 6 years of experience as Analog Mask (Layout) Design Engineer
Location :  Hyderabad, India.

Technical Skills Required :

  • Cadence Virtuoso/Virtuoso-XL Layout editor.
  • Assura/Calibre Physical Verification tool.
Requirements :

  • Experience in Floor-planning, Placement, Power routing, Schematic driven Layout, Layout verification (DRC and LVS), Parasitic extraction
§  Knowledge and Hands on experience of basic analog blocks such as op-amps, comparators, Bandgaps, VR's etc. is must. 
§  Knowledge on analog layout techniques and guidelines is must. 
§  Knowledge on Parasitic analysis, Current densities, Matching, ESD, Latch-up prevention and Isolation techniques is must. 
§  Understanding the impact of the layout on yield is must. 
§  Full Chip tape-out experience which includes final DRC, LVS, ERC, antenna checks and release to foundry is must.
§  Debugging experience of DRC and LVS errors by analyzing rule decks is plus.
§  Knowledge on triple well process and high voltage device layouts is must. 
§  Excellent communication skills and should be able to work within a team.
§  Knowledge on basic analog circuit design concepts is plus.
§  Scripting with cadence environment (SKILL programming) and tool automation experience is a plus.

opening in CSE

******************************************** Contact Person: mail cv to :  
Contact #:
Attachment:  csc.pdf                                       View
Note: Do not send any resumes which doesn't matches with requirement.It will get rejected.
********************************************  FYI: Find a CSC employee and get refereed by them for off campus interview.Please check the attachment.
 

Design by RBANDARU